

JEDEC STANDARD

1.8 V HIGH-SPEED LVCMOS (HS_LVCMOS) INTERFACE

JESD8-31

MARCH 2018

JEDEC SOLID STATE TECHNOLOGY ASSOCIATION



NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or refer to www.jedec.org under Standards and Documents for alternative contact information.

Published by
©JEDEC Solid State Technology Association 2018
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2107

This document may be downloaded free of charge; however JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

PRICE: Contact JEDEC

Printed in the U.S.A.
All rights reserved

PLEASE!

DON'T VIOLATE
THE
LAW!

This document is copyrighted by JEDEC and may not be reproduced without permission.

For information, contact:

JEDEC Solid State Technology Association
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2107

or refer to www.jedec.org under Standards-Documents/Copyright Information.

1.8 V HIGH-SPEED LVCMOS (HS_LVCMOS) INTERFACE

(From JEDEC Board Ballot JCB-18-11, formulated under the cognizance of the JC-16 Committee on Interface Technology.)

1 Scope

This standard defines the dc and ac input levels, output levels, and input overshoot and undershoot specifications for the 1.8 V High-speed LVCMOS (HS_LVCMOS) interface. The non-terminated interface has a switching range that is nominally expected to be 0 V to 1.8 V.

2 1.8 V High-speed LVCMOS (HS_LVCMOS) interface specifications

2.1 Recommended DC operating conditions

Table 1 — Recommended DC operating conditions

	Min.	Typ.	Max.	Unit	
V _{DD}	1.7	1.80	1.95	V	Power Supply

NOTE If there is a VDDQ, all I/O levels are referenced to VDDQ. If there only is VDD, then all levels are referenced to VDD.

2.2 Leakage Current

Table 2 — Leakage Current

Parameter	Min	Max	Voltage
Input leakage current	-5	5	□A
Output leakage current	-5	5	□A

2.3 Input level

Table 3 — Input level

Parameter	Symbol	Min	Max	Unit
Input HIGH level (AC)	V _{IH(AC)}	0.80 • V _{DD}	V _{DD} + 0.3	V
Input LOW level (AC)	V _{IL(AC)}	-0.3	0.20 • V _{DD}	V
Input HIGH level (DC)	V _{IH(DC)}	0.7 • V _{DD}	V _{DD} + 0.3	V
Input LOW level (DC)	V _{IL(DC)}	-0.3	0.3 • V _{DD}	V